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Abstract
This thesis concerns the modelling of a step-down (Buck) switching mode DCDC con-
verter for automotive application and the design of its driver stage. The related con-
troller accomplishes an adaptive control technique that automatically switches between
peak current pulse-width modulation and constant ON-time pulse frequency modulation
depending on the operative conditions of the converter.
The modelling activity provides a small signal model, derived from steady-state
averaging, for all the operative regions of the converter and is supported by academic
publications and by a validation through simulations in Matlab/Simulink environment.
Finally, a gui tool is proposed for stability analysis and parametric optimization.
The design activity aims to build a driver stage for a given post-regulation point-
of-load application, starting from efficiency considerations and gradually improving the
driver with additional functions.
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Chapter 1
Infineon Switching Mode Post
Regulator
This first chapter explains the functioning of a Buck power stage and shows common
techniques of its control, included an innovative one that characterise an rInfineon
product that is entering the market. Some mathematical relations between electrical
quantities in steady state condition are given and summarised at the end of this chapter
in a graph that marks the operative conditions of the converter.
1.1 Introduction
DCDC converters are power suppliers that transform electrical energy from a continuous
form into a continuous form. Since several loads require either constant voltage and
variable current (e.g. uC) or vice-versa (e.g. LEDs), these converters are controlled in
order to achieve voltage or current regulation respectively.
Conversion is called step-down or step-up according to whether the output voltage is
lower or higher than the input voltage. In automotive sector the battery cell is the only
electrical source available in a vehicle and supplies devices of different voltage classes.
Step-down conversion is achievable both by linear regulators and by the Buck converter,
which belongs to the switched-mode regulators family. While a linear regulator is less
noisy compared to its switching counterpart, it becomes as less efficient as power losses,
proportional to the input-output voltage drop, increase. Switched-mode power supplies
(SMPS) are preferable whenever high voltage drop is needed, whereas linear regulators
tend to be restricted on their low drop-out (LDO) version.
Buck SMPS placed right after the battery as pre-regulator appears to be an energy
efficient solution to achieve a medium voltage power rail. Nowadays, Buck SMPS are
replacing LDOs even for lower voltage rails because of their higher efficiency, especially
when ”OFF” mode is contemplated. In fact, this thesis concerns a Buck Switched-Mode
Post Regulator (SMPR) supplied by an another Buck and configured to be a constant
voltage - variable current power supply. However, theoretical analysis and results given
are valid for the whole Buck topology, and not constrained to a particular application.
1.2 Basic functioning
A generic regulator consists of a power stage, which achieves the power conversion, and
a controller, which controls the power conversion according to the power requested by
the load.
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Figure 1.1: Simple and general block diagram of a converter.
A concept level architecture of voltage regulator is depicted in figure 1.1, where the
Buck power stage is put in a closed loop with the controller and configured as a reference
follower.
A reference r is externally generated and compared to some measurements f of the
output o. The difference between r and f, called error e, is processed by the controller
that commands, through the controlling variable c, the power stage in order to nullify
e. The regulation is fast, precise and stable when f follows r dynamically and statically,
under all sort of perturbations. In the case of switched-mode regulators, a little more
in detail:
• Power stage basically includes a switching cell and a LC filter. Switching cell
involves two switches that must be properly driven to convey power from source
to load, while LC filter stores energy and soften switching frequency at the same
time. Information related to energy transfer is sensed and reported to the controller
in the form of Measurements.
• Controller processes information contained in Measurements and translates it into
the duty-cycle, which is a pulsed signal that determines the phases of the switching
cell and thus controls the energy transfer rate.
Before starting with mathematical results, a consideration has to be made. All the
electrical signals in the loop inherit the switching frequency from the duty cycle signal.
Such a frequency is due to how information is carried but does not carry information
itself. Actually, in power converters significant information is energy which in DCDC
converters is carried by average rather than instantaneous quantities. So, if each elec-
trical signal x(t) is averaged over its fundamental period Ts and transformed into x¯(t)
x(t)→ x¯(t) =
∫ t
t−Ts
x(τ) dτ (1.1)
switching frequency Fs is cut off whereas lower frequencies are only slightly altered by
such a moving average filtering. Under the condition of periodic steady state equilibrium
there is no transient and then the averaged quantity x¯(t) loses its dependency on time:
x¯(t)→ x¯(t) = X (1.2)
Equivalently, in the relation:
x(kTs) = x((k + 1)Ts), k ∈ R (1.3)
k is not relevant and can be set to zero.
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Figure 1.2: Buck power stage inspection. All devices are ideal. Current, or energy
flows, are marked with dotted lines, for different phases.
In conclusion, under periodic steady state equilibrium, each signal x(t) can be written
as
x(t) = X + x˜(t) (1.4)
where X is the average quantity while x˜(t) is the static ripple that is cancelled by the
averaging technique.
Note that in general
xy 6= x¯y¯ (1.5)
but, under the hypotheses of small ripple x˜ X the approximated relation:
xy ≈ x¯y¯ (1.6)
is valid.
1.2.1 Power stage
Depending on the state of the two switching elements, four phases are possible: powering,
free-wheeling, idling and shorting (see fig. 1.2). It is clear that a synchronism is needed
to avoid shorting as it is causes energy loss and at worst device damage. Depending on
the current of the inductor, two combinations of the aforementioned phases are repeated
in sequence every cycle. Continuous conduction mode (from now on, CCM) alternates
powering and free-wheeling phases, while discontinuous conduction mode (DCM) alter-
nates powering, free-wheeling and idling phases. A forced-CCM is also possible, which
is similar to CCM mode, with the difference of allowing negative inductor current which
constitutes an energy loss unless it is somehow stored in a capacitance. However only
CCM and DCM are taken into account. In the following, some steady state relations are
found for CCM and DCM, and in particular the conversion ratio M := UOUI , where UI
and UO are the average quantities of the input and output voltage uI and uO, respec-
tively. Also, for these voltages small ripple hypotheses is valid, i.e. u˜I  UI , u˜O  UO,
because battery and output voltage regulation are typically designed to achieve small
ripple.
Continuous conduction mode
In CCM two phases are repeated every cycle: powering and free-wheeling. During
powering phase, high side switch is on, low side switch is off and the inductor is connected
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between battery and load. Conversely, during free-wheeling phase high side switch is
off, low side switch is on and the inductor is connected between ground and load.
uL(t)
t
UI − UO
−UO
iL(t)
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kTs kTs + Ton (k + 1)Ts
DTs
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IL
Figure 1.3: Inductor voltage and current wave during CCM operation.
Starting from the two instantaneous dynamics due to the inductance and the capac-
itance:
uL = L
diL
dt
(1.7)
iC = C
duO
dt
(1.8)
inductor current waveform is defined as
iL(t) = iL(0
−) +
∫ t
0
uL(τ)
L
dτ. (1.9)
with inductor voltage waveform:
uL(t) =
{
uI(t)− uO(t) when d(t) = 1
−uO(t) when d(t) = 0
(1.10)
and with duty-cycle waveform defined as:
d(t) =
{
1 for kTs < t < kTs + Ton
0 for kTs + Ton < t < (k + 1)Ts
, k ∈ Z (1.11)
The average duty-cycle is then calculated:
D =
Ton
Ts
(1.12)
Average capacitor current is null in periodic steady state equilibrium:
IC = C
dUO
dt
= 0 (1.13)
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so that:
IL = IO − IC = IO (1.14)
As consequence,
UL =
dIL
dt
= D(UI − UO) + (1−D)(−UO) = 0 (1.15)
Solving last equation yields:
MCCM = D (1.16)
This first important result states that conversion factor M is equal to duty-cycle D,
so the duty-cycle regulates directly the output voltage in CCM, from zero up to input
voltage value.
Discontinuous conduction mode
In DCM three phases are repeated every cycle: powering, free-wheeling and idling. The
first two phases are the same as in CCM, while in idling phase both switches are off and
the current and the voltage of the inductor are null.
uL(t)
t
UI − UO
−UO
iL(t)
t
(k + 1)TskTs
D1Ts D2Ts
Ipk
IL
0
Figure 1.4: Inductor voltage and current waves during DCM operation.
The condition of equilibrium imposes:
UL = (UI − UO) ·D1 − UO ·D2 = 0 (1.17)
By equating the area of the rectangle subtended by IL and the area of the triangle
subtended by iL during the interval Ts in figure 1.4:
IL · Ts = 1
2
Ipk(D1 +D2)Ts (1.18)
Reminding that
Ipk = iL(kTs + Ton) =
UI − UO
L
DTs (1.19)
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and that, for Kirkhoff’s law,
IL = IO − IC = IO (1.20)
and combining 1.17 and 1.18 gives:
MDCM =
D2
D2 − IO2LFs/UI (1.21)
This result states that conversion ratio in DCM, unlike CCM, depends also on the
load.
Defining , IN =
UI
2LFs
, 1.21 is simplified into:
MDCM =
D2
D2 − IO/IN (1.22)
1.2.2 Controller features
Controller primary role is to produce a duty-cycle that commands the switching cell of
the Buck power stage. Regulation error is translated into the duty-cycle by means of
a modulation, which in this case is also a 1 bit AD conversion. Many types of digital
modulation exist but they all basically intervene in the width or in the frequency of the
digital pulses. For example, pulse density modulation involves a mixture of frequency
and width modulation, with the advantage of distributing spectral power versus time
and mitigating electromagnetic emissions. Pure pulse-width modulation (PWM) is more
common because it requires a simple architecture and switching frequency is a known pa-
rameter. On the other side pure pulse-frequency modulation (PFM) is far more efficient
at light load. Indeed Infineon SMPR uses an architecture that switches dynamically be-
tween PWM and PFM according to the power request, which is optimal in applications
where energy efficiency is critical. For example, in automotive sector certain devices are
working even when the vehicle is stopped and battery is not rechargeable. Finally, albeit
only a voltage control is needed to regulate the load voltage to a given reference, also
a current control is beneficial and sometimes introduced, or introduced and sometimes
activated as in the case of Infineon SMPR. The system is said to be in current mode or
in voltage mode whether the current loop is active or not, respectively.
Pulse Width Modulation
PWM involves a constant frequency, which is typically set to high values because filter
size and cost decrease. A simple architecture of voltage mode control performing PWM
is shown in fig. 1.5.
CLK
BUCK
Figure 1.5: Inspection on controller generating duty-cycle
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Basically an internal clock produces a ramp with reference frequency whereas a
comparator sets the width of the duty-cycle according to whether the regulation error
stays either over or below that ramp.
Peak Current Mode
In addition to voltage mode control sometimes also current mode is introduced because
it offers some benefits:
• Softened stimuli response
• Easier loop compensation
• Better robustness against battery variation
Indeed when current control is active, the inductor behaves like a current generator and
loses its natural dynamic, similarly to what happens in DCM. As consequences, LC
natural filter resonance is damped, frequency compensation design becomes easier and
the battery variation is rejected, while in voltage mode it has a direct impact on the
output voltage. All these features are proved in chapter 3. Two types of current controls
are commonly used: peak current mode (PCM) and average current mode. PCM brings
all the current control advantages in voltage regulators and is indeed present in the
Infineon SMPR. A basic PCM architecture is depicted in fig. 1.6
CLK
S
R
Q BUCK
Figure 1.6: Peak current mode architecture, performing PWM by means of a S/R latch.
Basically for duty-cycle generation the SET is given by an internal clock, while the
RESET is given by the comparison between the regulation error with the sensed current.
In this manner the inductor current is supposed to stay always below the regulation error.
In total there are two ”reference follower” configurations nested to one another.
Pulse Frequency Modulation
High frequency is proved to achieve good efficiency at heavy load operation. Instead, at
light load, reducing frequency Fs and thus frequency-dependent power losses, indicated
as PLOSS ∝ Fs, increases efficiency η as suggested by equation 1.23:
η =
PO
PO + PQ + PCOND + PDRV + PSW︸ ︷︷ ︸
∝Fs︸ ︷︷ ︸
PLOSS
(1.23)
PFM is achieved by putting a Voltage-Controlled Oscillator (VCO) in the voltage
loop as in fig. 1.7
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Figure 1.7: Voltage mode architecture, performing PFM by means of a voltage controlled
oscillator.
Provided that such VCO produces pulses with fixed width, the frequency of the
pulses and thus duty-cycle varies according to the controlling variable of the VCO, i.e.
the regulation error.
Adaptive PWM/PFM
The preliminary consideration to be done is that a minimum duty-cycle Dmin inherently
exists in PWM functioning for two main reasons. First, because in PCM a blanking on
time is introduced to mask the glitches on the transient of the current reconstruction.
Second, because the turning on of the high-side switch requires a minimum on time
TonMIN to be effective, i.e. to allow power flow.
By the presence of Dmin, output voltage increases - and thus regulation error de-
creases - when the duty-cycle exceeds the amount requested by the loop. In such situa-
tion, a switch to PFM seems to be convenient to achieve duty-cycle inferior than Dmin,
keeping a constant on time TonPFM and increasing Ts.
The functioning principle of an adaptive modulation technique proposed and patented
by Infineon is shown in fig. 1.8.
Basically, the clock is substituted by a controllable one, a VCO. When varying
frequency, VCO is controlled by regulation error, otherwise, when saturated, it becomes
an autonomous clock. Therefore, the switching from PWM to PFM is triggered when
such VCO enter or leaves its saturation region, delimited by a threshold value called
V COth.
An architecture that implements adaptive modulation is shown in fig. 1.9. Basically
a controllable clock (VCO), inspected in fig. 1.10 gives a S=CLK to the S/R latch that
generates the duty-cycle. CLK is also generated in turn by an S/R, internal to the VCO.
CLK set is generated when:
1
TV CO
∫ t
t−Toff
error = VV CO (1.24)
CLK reset is generated after a fixed TonMIN := TonPFM .
Notice that also a ToffMIN is generated in order to achieve the saturation of VCO:
TsPWM = ToffMIN + TonMIN (1.25)
In saturation zone, VCO produces a constant frequency S=CLK and normal PWM
is active (reset R comes from PCM comparator).
In variability zone, VCO variates frequency of S but keeps its width constant and
equal to TonPFM . At this point S/R latch, which is S dominant, neglects R, so that
Q=S, and achieves PFM.
Main waveforms related to CLK generation are shown in graph 1.11.
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Figure 1.8: VCO charachteristics which underlies the concept of an adaptive modulation.
V CO
S
R
Q BUCK
Figure 1.9: Infineon concept architecture. When PFM is activated, some circuitry is
bypassed and can be disabled.
1.3 Resulting operative map
The substantial difference between PWM and PFM has been shown to reside in how
the duty-cycle is modulated: keeping frequency constant and making Toff time (or,
equivalently, Ton time) variable or vice versa. So, it is convenient to discriminate duty-
cycle according to the two modulation types.
For PWM:
DPWM :=
Ton
TsPWM
(1.26)
and for PFM:
DPFM :=
TonPFM
Ts
(1.27)
Boundary equation that separates CCM and DCM regions, under PWM, is found
by equating eq. 1.16 and 1.21 and combining with 1.27 :
IO =
UO
UI
(
UI − UO
2LFs
)
(A)
Boundary equation that separates CCM and DCM regions, under PFM, is found by
equating eq. 1.16 and 1.21 and combining with 1.27:
IO =
UI − UO
2L
TonPFM (B)
Boundary equation that separates PWM and PFM regions, under DCM, is found by
equating the different duty-cycle definitions expressed in 1.26 and 1.27 and combining
with 1.16:
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∫
VV CO
S
R
Q TonMIN
AND
ToffMIN
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clk
Figure 1.10: VCO clock generation concept architecture patented by Infineon
error
∫
error
VV CO
S/R
clk
Figure 1.11: VCO clock waveforms.
IO =
UI − UO
2L
UI
UO
TonPFM
2
TsPWM
(C)
Boundary equation that separates PWM and PFM regions, under CCM, is found by
equating the different duty-cycle definitions expressed in 1.26 and 1.27 and combining
with 1.16:
UI = UO
TsPWM
TonPFM
(D)
All the boundary equations are plot in a UI -IO graph (fig. 1.3). They delimit four
operative regions, overall produced by the combination of the two operative regions of
the power stage (CCM/DCM) and the types of modulations (PWM/PFM).
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UI
IO
UO
UO
TsPWM
TonPFM
PWM-CCMPWM-DCM
PFM-CCMPFM-DCM
A
B
C
D
Figure 1.12: Operative map of the SMPR. Each boundary is determined by the corre-
spondent equation and marked with dotted lines. Actual boundaries that delimit the
operative regions are marked with solid lines.
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Chapter 2
Modelling
Literature provides very rich documentation about the modelling of Buck converters and
similar topologies (Boost, Buck-Boost). Accurate models for standalone power stages
and for several controls have been conceived and validated, using different approaches
and methods. As far as constant-frequency peak-current-mode control is concerned, one
of the most popular model and widely used for system design is given by Ridley and
his community. Following his guidelines [1, 2, 3, 5, 6], the Infineon SMPR that was
presented in the previous chapter is about to be modelled. As a reminder, the SMPR
basically admits CCM/DCM in its power stage, and an adaptive feedback control which
selects between PCM combined to PWM and voltage mode combined to PFM with
constant ON-time. The purpose of this chapter is to establish cause-effect relations
between quantities involved in the dynamic system represented by the SMPR. With the
usage of Laplace transformations, such relations are in the form of transfer functions
that will be translated into the more appealing frequency and time domain in the next
chapter.
2.1 Methods
Averaging technique
Averaging technique introduced in the previous chapter is explained again for conve-
nience. Each signal x(t) has the switching frequency Fs in its harmonic content due to
the duty-cycle, which is a digital signal. Since Fs does not carry significant information,
it is eliminated by means of a moving average filtering applied to each signal x(t):
x(t)→ x¯(t) =
∫ t
t−Ts
x(τ) dτ (2.1)
The new signal x¯(t) shares the same harmonic content of x(t) for frequencies lower
than Fs. The averaging method that leads to the average model consists of substituting
each signal x(t) with its averaged version x¯(t). The advantage is that the periodic steady
state equilibrium becomes a steady state one and classic linearisation is applicable. The
drawback is the loss of accuracy at frequencies next to and higher than Fs, but since
the LC filter is designed to cut them off, such inaccuracy can be neglected.
Linearisation
Linearisation allows to split x¯ into X, a state of equilibrium, and into xˆ, which is a small
perturbation signal.
x¯(t)→ x¯(t) = X + xˆ(t) (2.2)
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Given the above equation, xˆ(t) becomes the fundamental element of the linear small
signal model and it is supposed to emulate the average dynamics of the instantaneous
counterpart x(t). On the contrary, X becomes a new parameter.
Note that
x¯y¯ → (X + xˆ)(Y + yˆ) = XY + xˆY +Xyˆ + xˆyˆ ≈ XY + xˆY +Xyˆ (2.3)
where the last term xˆyˆ is neglected because of the small signal hypotheses.
2.2 Power stage modelling
The previous chapter has shown the relations between the quantities of the power stage.
In particular the outputs uO and iL are both functions of uI and d, that are respectively
the supply and the controlling input. Another input quantity, iO, is introduced because
it represents the power requested by the load. These 2 × 3 = 6 quantities are taken in
their small signal form and put in a block diagram with proper connections:
ZO
F1
F2
F3
F4
F5
iˆO
uˆI
dˆ
uˆO
iˆL
Figure 2.1: Power stage block diagram in open loop
Aim of this section is to find the transfer function contained in each block. The only
non-linear device in the power stage is the switching cell, and it has to be linearised in
both CCM and DCM operation.
2.2.1 CCM
The switching cell can be modelled as a two input - two output electrical port:

u1(t) = uI(t)
i1(t) =
{
iL(t) when d(t) = 1
0 when d(t) = 0
u2(t) =
{
uI(t) when d(t) = 1
0 when d(t) = 0
i2(t) = iL(t)
(2.4)
Averaging the equations, the system 2.4 becomes:
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
u¯1 = u¯I
i¯1 = d¯i¯L
u¯2 = d¯u¯I
i¯2 = i¯L
(2.5)
Time dependencies are not showed for simplicity. Note also that the two last equations
of 2.5 are approximated, since xy ≈ x¯y¯ only under the hypotheses of low ripple (eq.
1.6).
Note that uI is averaged into u¯I even if it is independent from duty-cycle and, in
principle, should not suffer directly from Fs.
Once averaged, the non-linear switching cell becomes a linear transformer with d¯ as
conversion ratio.
u¯I
rL L
rC
C
R
u¯O
i¯L
i¯C
i¯O1 : d¯
Figure 2.2: Averaged linear model of Buck power stage
The resulting fully linear model is depicted in fig. 2.2. Note that the transformer
feeds a lossy 2nd order filter, which is in turn the modelling of the physical RLC filter
applied to the Buck. However, it can be demonstrated that also for Boost and Buck-
Boost the CCM model aspect is the same, that is a transformer plus a 2nd order filter,
even if the RLC filter is not physically explicit in those topologies. For this reason, such
model is said to be in a canonical form, with differentiated parameters according to the
topology considered.
At this point all transfer functions ZO, F1,..,5 can be found. For example, once
denoting the 2nd order filter transfer function as HRLC it can be written that:
u¯O = d¯u¯I ·HRLC (2.6)
At this point F2 is easily obtained linearising and nullifying other inputs:
F2 :=
uˆO
dˆ
∣∣∣∣
uˆI ,ˆiO=0
= UI ·HRLC (2.7)
Other transfer functions are reported in table 2.1. Note that to find ZO, the load R
of fig. 2.2 has to be substituted by a current generator that absorbs a small perturbation
iˆO at the output.
2.2.2 DCM
A special observation concerning the inductor effect in DCM is required. Provided that
operative mode remains DCM before and after a perturbation, the inductor current
comes to zero before the end of each cycle. The inductor shows a lack of memory and
thus the current is not a state variable. In other words, the inductor acts like a controlled
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current generator rather than an integrating impedance. So, the assumption UL = 0
made in the previous chapter can be extended to u¯L = 0 and can simplify the model,
eliminating the inductor dynamics after substituting it with a current generator. It can
be demonstrated that such an approximation cannot predict current behaviour at high
frequencies so, for the sake of completeness of analysis, a more precise second order
model that takes inductor dynamics into account also for DCM has to be found. In the
following, rL is neglected to simplify analysis and spare calculations.
Averaged equations related to DCM are the averaged versions of the average eq.
1.17 and eq. 1.18. {
u¯L = (u¯I − u¯O)d¯1 − u¯Od¯2
i¯L =
1
2 i¯Lpk(d¯1 + d¯2)
(2.8)
Note that iLpk(t) is a sampled version of iL(t) but it can be averaged into i¯Lpk
nevertheless:
i¯Lpk =
u¯I − u¯O
2LFs
d¯1 (2.9)
The second equation of 2.8 can be rewritten accordingly:
i¯L =
u¯I − u¯O
2LFs
d¯1(d¯1 + d¯2) (2.10)
Substituting d¯2 found in the above equation, the first of 2.8 can be rewritten as:
u¯L = u¯I d¯1 − u¯O
u¯I − u¯O
2LFsi¯L
d¯1
(2.11)
Finally inductor and capacitor dynamics are introduced, in Laplace domain form
(D := D1): 
sLi¯L = u¯L
sC
1 + srCC
u¯O = i¯C = i¯L − u¯O
R
(2.12)
 IL =
UI
2LFs
D2(1−M)
M
IL = Io
(2.13)

sLiˆL = D
2−M
1−M uˆI + 2UI dˆ−
D
M(1−M) uˆo −
M
1−M
2LFs
D
iˆL
iˆL =
1 + s(R+ rc)C
1 + srcC
uˆo
R
(2.14)
Results expressed in (2.13) match with those found in the previous chapter. What
is new is the equations system (2.14) which has to be solved in order to find F1,..,5. To
find ZO, the last equation of system (2.14) has to be substituted with:
iˆL =
1 + s(R+ rc)C
1 + srcC
uˆo
R
+ iˆO (2.15)
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Table 2.1: Buck power stage transfer functions in CCM-DCM
Name CCM DCM
F1 D
1 + srcC
∆(s)
M
1 + srcC
∆1(s)
F2 UI
1 + srcC
∆(s)
2Uo
D
1−M
2−M
1 + srcC
∆1(s)
F3
D
R
1 + sRC
∆(s)
M
R
1 + s(R+ rc)C
∆1(s)
F4
UI
R
1 + sRC
∆(s)
2Io
D
1−M
2−M
1 + s(R+ rc)C
∆1(s)
F5
rL
R
(1 + sRC) (1 + sL/rL)
∆(s)
− 1 (1 + srcC)
∆2(s)
ZO rL
(1 + srcC) (1 + sL/rL)
∆(s)
R(1−M)(1 + srcC)
(
1 + sLR
M
D
)
∆2(s)
D M M
√
2LFs
R(1−M)
∆(s) 1 + s
(
L
R + (rc + rL)C
)
+ s2LC
∆1(s) 1 + s
(
L
R
M
D
1−M
2−M +RC
1−M
2−M + rcC
)
+ s2LC R+rcR
M
D
1−M
2−M
∆2(s) 1 + s (rcC +RC(1−M)) + s2LCM(1−M)D
2.3 Controller modelling
Albeit controller functionalities are numerous, the only one of interest for the model
is the duty cycle generation. As anticipated, duty-cycle generation involves either a
peak current detector or TON constant generator, both acting as modulators of the
power request. These mechanisms that respectively intervene in the converter control
or voltage mode, are about to be modelled in order to achieve a complete linear model
of the SMPR system.
2.3.1 PWM - PCM Modulator
Modulators converts the controlling variable c into the duty cycle d.
cˆ
FM
dˆ
Perturbing the control variable, geometrical considerations made on figure 2.4 lead
to:
cˆ = (Sn + Se)dˆTs (2.16)
that is independent from the average current and thus is valid both in CCM and
DCM. As a result:
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FM =
dˆ
cˆ
=
1
(Sn + Se)Ts
(2.17)
Another approach to find FM starts from the averaged quantities relation:
c¯ = i¯L +
(
Sn
2
+ Se
)
d¯Ts (2.18)
that through linearisation and subsequent superposition principle leads to:
FM =
dˆ
cˆ
=
2
(Sn + 2Se)Ts
(2.19)
which is a different result also found in literature [1], but valid only in CCM.
2.3.2 PCM sampling action
Too see the effect of the PCM on the inductor current, the current loop is closed as in
figure 2.3. PCM architecture is constructed to produce a PWM signal, so FM is the one
defined in 2.17.
cˆ FM
dˆ
Buck
uˆO
iˆLFI
Figure 2.3: Blocks connection to find FI that models PCM sampling action
• CCM
c
sn sf
se
Figure 2.4: Natural response of the current error versus time during CCM operation,
generated when either control or current itself is perturbed. From this waveform a
sampled-data model can be found that predicts the effect of the peak detection on the
averaged current dynamics, including sub-harmonic oscillations.
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Be KI the pure gain term of the current sensing FI . The aim of this paragraph is to
model the phase term HI . Be Sn the sensed current slope during TON , Sf the sensed
current slope during TOFF , and Se an external ramp slope, whose introduction is justified
shortly, all taken in their average forms as both uˆI and uˆO are null. From geometrical
consideration, a discrete time model can be found, involving iL, the inductor current,
and c, the reference that represents a threshold for the sensed current that triggers the
fall edge of duty-cycle and, consequently, the change of the current slope. The discrete
time relation between iL and c descends from this equation:
iˆL(k + 1)− iˆL(k)
Sn + Sf
=
cˆ(k + 1)− iˆL(k + 1)
Sf − Se (2.20)
Solving the equation and applying the Z transform lead to:
H(z) =
iˆL(z)
cˆ(z)
= (1 + α)
z
z + α
, α =
Sf − Se
Sn + Se
(2.21)
H(z) represents a first order transfer function, with unique pole α that is located outside
the unity circle when there is no external ramp (Se = 0) and duty cycle exceeds 50%
(D > 0.5), making the system unstable.
|α| =
∣∣∣∣SfSn
∣∣∣∣ = ∣∣∣∣ D1−D
∣∣∣∣ > 1⇒ α ∈ RHP (2.22)
This is a theoretical evidence of the so-called static instability, which in practice
occurs even at duty-cycle lower than 50% when no sufficient external ramp, which now
acts as a compensation ramp, is used. In order to obtain an equivalent continuous time
model H(s), two corrections are applied. First, a variable change z = esTs is needed
to pass from Z to Laplace transform. Second, a convolution that models the action
performed by an equivalent sample&hold filtering. Then, H(s) comes to be:
H(s) =
1 + α
sTs
esTs − 1
esTs + α
(2.23)
Reminding its loop definition:
H(s) =
FMF
?
4
1 + FMF ?4HI(s)
(2.24)
with F ?4 defined as
F ?4 :=
iˆL
dˆ
∣∣∣∣∣
uˆ=0
=
UI
sL
(2.25)
HI(s) can be extracted combining 2.23 and 2.24:
HI(s) =
sTs
esTs − 1 (2.26)
Pade´ approximation decomposes the exponential term in a polynomial form such
that:
HI(s) = 1 +
s
ωnQz
+
s2
ωn2
Qz = − 2
pi
, ωn =
ωs
2
(2.27)
and this is the final result that models PCM sampling action.
• DCM
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In DCM a perturbation iˆL comes to zero within a cycle period so sampling action
has no dynamics as evident in figure 2.5:
HI = 0 =⇒ FI = 0 (2.28)
• PFM
In PFM, circuitry related to peak current mode is bypassed and thus disabled such
that current sensing is not effective and again:
KI = 0 =⇒ FI = 0 (2.29)
c
sn sf
se
Figure 2.5: Natural response of the current error versus time during DCM operation,
generated when either control or current itself is perturbed. Note that the error remains
the same each cycle suggesting that no peak detection feedback is active.
2.3.3 PFM-TON constant Modulator
In the case of Infineon SMPR, PFM signal generation was explained in the previous
chapter. Basically a threshold VV CO and constant on time TonPFM are set constants
whereas the controlling variable c is the output voltage of the error amplifier:
d¯ =
TonPFM
TonPFM + t¯off
(2.30)
t¯off = TV CO
VV CO
c¯
(2.31)
Approximating TonPFM  t¯off the eq. 2.30 becomes:
d¯ =
TonPFM
t¯off
(2.32)
and then, using 2.31:
FM =
dˆ
cˆ
=
TonPFM
TV CO
1
VV CO
(2.33)
In paper [2], also a phase term is introduced to model the phase lead characteristics
of a constant-on time modulator. In this thesis it is neglected, though.
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2.3.4 Other feedback/feedforward terms
The scope of this sections is to find the dependency of iL from uI and uO existing when
the peak current mode loop is active (figure 2.6). Note that in Infineon architecture
PCM is combined with PWM modulation, so the correspondent FM is considered.
-
cˆ
uˆI KF
FM
dˆ
Buck
uˆO
iˆL
FI
KR
Figure 2.6: Blocks connection to find KF and KR.
Remember the definition of the falling slope of the sensed current:
s¯f =
u¯OKI
L
(2.34)
where KI is the scale factor of the current sensor.
• CCM
As the perturbation involves either uI or uO while current iL is in steady state, the
following is valid:
FI = KI (2.35)
Some relations can be established starting from geometrical consideration on the
averaged quantities, from the small signal relations depicted in figure 2.6 and from the
small signal CCM definition of d. These relations are put in a system:
KI i¯L = c¯− Sed¯Ts − (1−d¯)Ts2 s¯f
dˆ = FM
(
KF uˆI −KRuˆO +KI iˆL
)
dˆ = − DUI uˆI + 1UI uˆO
(2.36)
where the last equation recalls the perturbed expression of the conversion factor in
CCM, that in its averaged form is:
d¯u¯I = u¯O (2.37)
Solving the system 2.36 yields:{
KF = −D KILFs
(
1− D2
)
KR = − KI2LFs
(2.38)
• DCM
Similarly, reminding that FI is null in DCM, an equation system also for DCM is
found: {
d¯Tss¯n = c¯− Sed¯Ts
dˆ = FM (KF uˆI −KRuˆO)
(2.39)
21
whose solution is:
KF = KR = −KID (2.40)
• PFM
As mentioned, with PFM there is no current mode so neither uI nor uO intervene
to the duty-cycle generation and:
KF = KR = 0 (2.41)
2.3.5 Error amplifier and voltage sensing
Hereby voltage loop related blocks FE and FA, placed as in fig. 2.7, are to be found.
uˆR
uˆE
FA
cˆ
Buck
uˆO
FE
-
Figure 2.7: External loop, for voltage regulation, block diagram
Voltage sensing is performed by a passive divider made of resistors and capacitors
as illustrated in 2.8 so:
FE =
Z2
Z1 + Z2
(2.42)
uO
Z1
Z2
−
uE
+
G1
uR
ZC
c
Figure 2.8: Circuitry scheme of the voltage sensor and the error amplifier. Z2 includes
the input impedance of the error amplifier. Similarly, ZC includes the output impedance
of the error amplifier.
Error amplifier is constructed with an Operational Transconductance Amplifier (OTA)
with linearised transconductance G1 and a load impedance ZC which is used to com-
pensate the loop in frequency. Error amplifier complete transfer function is:
FA = G1ZCG2 (2.43)
with G2 as a further transconductance introduced in PCM where the controlling
variable c is a current instead of a voltage.
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Table 2.2: Control related transfer functions
Name PWM-CCM PWM-DCM PFM-CCM PFM-DCM
KR − KI2LFs −D
KI
LFs
0 0
KF − KI2LFsD
(
1− D2
) −D KILFs 0 0
FI KI
(
1 + sQzωn +
s2
ωn2
)
0 0 0
FM
1
(Se+Sn)Ts
1
(Se+Sn)Ts
TonPFM
TV CO
1
VV CO
TonPFM
TV CO
1
VV CO
FA G1ZCG2 G1ZCG2 G1ZC G1ZC
FE
Z2
Z1+Z2
Z2
Z1+Z2
Z2
Z1+Z2
Z2
Z1+Z2
All the transfer functions related to the control of each operative region are summa-
rized in table 2.2.
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2.4 Resulting small signal model
The resulting small signal model is depicted in fig. 2.9 in the form of a block diagram
while table 2.3 summarises all the transfer functions contained in each block.
ZO
F1
F2
F3
F4
F5
FI
KR
FE
FMFA
KF
iˆO
uˆI
uˆR
dˆ
uˆO
iˆL
- - -
Figure 2.9: Block diagram of the converter. The blocks related to the power stage and
to the control blocks are delimited by dotted lines.
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Chapter 3
Model Validation
The small signal model found in the previous chapter needs a validation before proceed-
ing to the stability analysis and the parameters optimization dealt in the next chapter.
Validation is achieved through simulations in Matlab-Simulink environment, comparing
the time responses of the small signal model with those of an another model which is
hereby presented.
3.1 Simulink model
Simulink is a rMatlab toolbox that allows to build a dynamic system by disposing and
interconnecting in a graphical way elementary blocks like sums, amplifiers, integrators,
comparators and logic gates and to simulate it with built-in solvers. By the composition
of such elementary blocks it is possible to build more complex blocks in a modular way.
Furthermore, the integration of Matlab functions and scripts makes Simulink a very
useful tool for engineering. Using dynamic equations of chapter 1, it is very simple to
create the instantaneous model of the Buck converter.
To give some details on the implementation, DCM operation on the power stage is
easily obtained applying a floor saturation on the integrator associated to the inductor,
so that the inductor current state variable clamps to zero without the need of explicit
feedback control. Series resistances of the inductor and the capacitor are introduced by
means of a local feedback or a local feed-forward, respectively. Concerning the models of
the OTA, they are parametrised not only by their linearised gains but also by threshold
levels in order to get values on the system simulations near to the reality. Obviously
thresholds have effect only in the instantaneous model, and are not considered at all
in the small signal model. Finally, an useful trick when evaluating signals with large
ripples is to apply a moving average filtering on them, so that average quantities can
be evaluated easily, e.g. IL from iL, even in DCM. No saturations i.e. limits on the
headroom of the signals are set, in order not to ruin the successfulness of the models
comparison.
The top level appearance of the Simulink model is shown in fig. 3.1, while the buck
power stage in fig. 3.2 and the controller in fig. 3.3.
3.2 Validation
Simulink model is powerful albeit simple because it can approximately simulate the
instantaneous quantities of the system spending a moderate CPU time. Small signal
model, on the other part, is supposed to simulate the averaged quantities with almost
zero CPU time, even if only in the neighbourhood of a parametric point.
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BUCK SMPS
PCM CONTROL
MIXED PWM-PFM
V_source
dr iver_signal
R_load
V_out
I_inductor
I_HS
BUCK POWER STAGE
V_out
V_re f
HS_current
dr iver_signal
EA_out
PEAK CURRENT MODE CONTROL
ADAPTIVE PWM/PFM MODULATION
1
Ug
2
Vref 3
Ro
1
Uo
2
IL
3
EA_out
Figure 3.1: Simulink model appearance of the Buck SMPS, in the form of two major
sub-blocks put in closed loop.
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I_out
BUCK SMPS
POWER STAGE
I_capacitor
 >  0.5 1/Co
-1
1/Lo
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Figure 3.2: Simulink model inspection of the power stage.
29
BUCK SMPS
CONTROLLER
EA_voltage
I_sensed 
slope_com p
RESET 
COMPARATOR
driver signal
V_feedback
V_reference
EA_voltage
ERROR AMPLIFIER
1
V_out
3
HS_current
1
driver_signal
2
V_ref
Kcs
current sensing
EA_Voltage CLK
VCO
PFM\PWM comparison
TonMIN CLK
@ Fmax
boolean
Data Type Conversion
S(CLK), R(COMP) & Q(DRV_SIG)
DRV_SIGRAMP
compensation ramp generatorcompensation ramp
S
R
Q
SR flip-flop 
S dominant
2EA_outnum(s)
den(s)
voltage divider
In
Ou
t
moving average
Figure 3.3: Simulink model inspection of the controller
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It would be useful to rely on the small signal model for stability analysis without
taking much time. The problem is that small signal model is theoretical and needs an
empirical validation. Therefore, a test via simulations in Matlab environment is done in
order to validate it.
Note that both models are characterised by a limited number of parameters but each
of them varies in a dense interval. So, there are infinite combinations of parameters and
validation as wide as it could be cannot cover 100 percent of cases.
Time response evaluation is done applying a stimulus on the main inputs, one at a
time, of both systems and seeing what happens to the main outputs.
Inputs
• uI battery line voltage
• uR band-gap reference
• iO load current or, equivalently, load
resistance rO
Outputs
• uO load voltage
• iL inductor current
• EAout output voltage of the error am-
plifier
Step function is chosen to be the stimulus as usual practice in stability tests in
which a point of equilibrium is perturbed and supposed to bring the system into another
one. The amplitude of the step stimulus applied to the instantaneous Simulink (non-
linear) model has to be small enough to respect linearisation hypotheses xˆ X and in
order to keep the same operative mode before, during and after the perturbation. The
perturbation amplitude has not to be too small otherwise the response dynamics is not
visually discernible from the steady state ripple. For the (linear) small signal model
instead the amplitude does not matter and is set to be equal to the one of the other
model in order get a comparison on normalized scale.
Control theory states that a system is characterised by the loop rather than the
variables themselves. Equivalently, the dynamic of a system is defined regardless which
variable in the loop is input and which is output.
Therefore, one input - one output would be sufficient to get significant evaluation of
the dynamic response of both the systems. uO is definitely taken as output as it is the
most important quantity to regulate.
Nevertheless, all three inputs {uI , uR, iO} are taken not only to strengthen the em-
pirical evaluation but also because they are typically varied also in real case and their
effect are figures of merit that are documented in product data sheet.
Given the previous motivations, {uI , uR, iO} ⇒ uO step responses are evaluated and
reported into graphs.
Other two outputs iL, EAout are observed as well since they determine the operative
condition of the converter, respectively the power stage current conduction (CCM-DCM)
and the modulation (PWM-PFM) type, and are monitored during the transient to ensure
the persistence of such condition. Their associated time responses are not plotted in a
graph, though, because dynamics entity can be easily covered by the static ripple thus
making comparison difficult. In fact, EAout waveform has shrink dynamic headroom,
while iL static ripple can overwhelm its average quantity especially in DCM.
To summarise, evaluated transfer functions under small perturbation are:
• FR := uˆOuˆR
• FCL1 := uˆOuˆI
• ZCLO := uˆOiˆO
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Figure 3.4: Simulink test-bench appearance
# Region Operative mode
CCM DCM
Modulation type
PWM 1 2
PFM 3 4
where superscript CL on some functions specifies the closed loop version of them.
The comparison is desired to reveal the difference of both the dynamic and the
static error between the two models. For this purpose, a Matlab script put together
the responses of the average model and the instantaneous model, starting at the same
time and at the same amplitude level. Same amplitude level of time responses just
before perturbation is needed because small signal model cannot predict the precise DC
operative point of the instantaneous model before perturbation, but only the differential
DC point before and after perturbation.
3.2.1 Results
Hereby 4 examples are reported, each for the operative region of the converter.
Each example includes the map with the operative point location and the three types
of the time responses. Positive or negative stimulus lead to equivalent results, even if
choice may be visually better if it leads to lower static ripple. For the examples given,
these stimuli are considered:
• uˆI = +10%UI
• uˆR = +0.1%UR
• rˆO = +10%RO ⇐⇒ iˆO = −9%IO
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Figure 3.5: Inaccuracy example
The model seems to be accurate for the cases considered, but also for a wide amount
of other cases. Although, inaccuracies are spotted in certain cases, especially at high
duty-cycles of region 4, where the modelling of the PFM constant TON modulator pos-
sibly reveals its limits. An example of inaccuracy is reported in fig. 3.5, where there is a
slight mismatch of the transient timings, but overshoots amplitudes are quite respected.
The overall impression is that small signal model accuracy is adequate for stability
analysis.
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Chapter 4
Stability
Stability in all automated system, electronic included, is a real matter of concern and
needs appropriate study, as an overlook in this sense can virtually annihilate all the
efforts put on other aspects of the system. A model from which to derive stability
analysis is really useful at the beginning of a design activity, because it gives clues
about the values the parameters can assume. As the problem is multivariate, a graphical
interface program that gives a quick overview of the pass/fail check of these values is
helpful. Nonetheless, theoretical modelling alone is not sufficient to guarantee stability
and at the end a measurement through network analyser is required to reduce risks of
failure [7].
4.1 Method
Small signal transfer functions of both power stage and controller of the SMPR have
been found in chapter 2 and regrouped in four sets of transfer functions associated to
the respective operative regions of the converter. The general block diagram containing
the transfer functions is depicted again for convenience in fig. 4.1 and is valid for any
operation mode (CCM and DCM) and modulation type (PWM and PFM).
Starting from the innermost, three loops are present:
1. TI := FMF4FI
2. TV := FMF2KR
3. TE := FAFMF2FE .
TI and TV are the inner loops, and related to the peak current mode. In particular,
TI models the current sampling action performed by PCM, and is effective only in region
1. In region 2, even if PCM is active, TI is null and so it is in region 3 and 4 since PCM
is disabled (see chapter 2). On the other side TV is an intrinsic voltage loop, related to
the effect of the output voltage on the current loop. It is present in region 1 and 2 while
in regions 3 and 4 is null. Finally, TE is the explicit voltage loop and is never null since
it is necessary for voltage regulation.
Control theory states that all the variables of a closed loop system share the same,
significant to stability, portion of dynamics. Or, independently from where and how
# Region Operative mode
CCM DCM
Modulation type
PWM 1 2
PFM 3 4
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Figure 4.1: Multi-loop block diagram of the converter.
strongly the input is and, by extension, in absence of external stimuli, the state of
the system evolves naturally as if it were a single entity. Therefore, when it comes to
stability analysis the multi-loop system can be ”compressed” to a single-loop, called
regulation loop and denoted as TR, simply enclosing inner loops TI and TV , provided
that also associated subsystems are stable. The subsystem composed by FM , F2, F4
with feedbacks FI KR active (i.e. with loops TI and TV closed) is called control-to-
output transfer function, denoted as FH and found in literature in its approximated and
factorised version (see table 4.1).
uˆR FA FH
FE
TR
Figure 4.2: Single loop representation obtained from enclosing inner loops of the multi-
loop block diagram.
At this point regulation loop t.f. is defined as:
TR := FAFHFE (4.1)
where FH is the already defined control to output transfer function related to the
controlled Buck converter, FA to the error amplifier, FE to the voltage sensing.
Scope of this section is to analyse FH for each operative region of the converter and
to decree the critical situations for stability, then to propose a compensation on the
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Table 4.1: Transfer functions of the filter loop
Region Loop Definition Factorised Expression
1 FMF21+TI+TV
R
KI
1
R
LFs
(mC(1−M)−0.5)+1
1+s/ωz
1+s/ωp
1
1+ s
ωnQn
+ s
2
ω2n
2 FMF21+TV FM
2mCUO
D
1−M
2mC−(2+mC)M
1+s/ωz
(1+s/ω?p1)(1+s/ωp2)
3 FMF2 FMUI
1+s/ωz
1+ s
Qoωo
+ s
2
ω2o
4 FMF2 FM
2UO
D
1−M
2−M
1+s/ωz
(1+s/ωp1)(1+s/ωp2)
ωz =
1
rCC
ωn =
ωs
2 = piFs
ωp =
1
RC +
2
ωsLCQn
ωp1 =
2−M
RC(1−M)
ω?p1 =
2mC−(2+mC)M
RCmC(1−M)
ωp2 =
R(1−M)
L = 2FS
(
M
D
)2
ωo =
1√
LC
Qo =
R
√
L/C
L/C+(rL+rC)R
ωn =
ωs
2
Qn =
1
pi(mc(1−D)−0.5)
regulation loop TR that covers them all.
Compensation on TR means that its frequency response TR(jω), plot in Bode di-
agrams, must have a proper phase margin ΦM (e.g.ΦM > 40 deg) in correspondence
with its crossover frequency Fc, also called unity gain bandwidth, according to the Bode
criteria statement. Crossover frequency Fc is set minor than Fs not only to eliminate
switching frequency signals (i.e. attenuating ripple) but also because in proximity of
Fs certain phase lags introduced by parasitic elements, propagation delays, and other
effects that are not predicted by the model may be critical for stability.
Bode diagram is a suitable xy graph since it renders the operation of ”compensation”
into moving TR(jω) vertically by changing its gain, and into moving phase contributes
(lags or leads) in a horizontal sense.
4.1.1 Internal loop compensation
In regions 1 and 2, PCM introduces internal feedback loops that add degrees of freedom
and make overall compensation easier, but that in turn must be analysed. In fact, as
explained in chapter 2, PCM control is known to suffer from static instability when no
sufficient compensation ramp slope Se is used and for duty-cycle D higher than 50%.
Actually static instability appears even for inferior duty-cycle, as shown in fig. 4.3. In
the example given, with insufficient compensation current waveform is apparently stable
but suffers from sub-harmonics, for example those with period 2Ts. With adequate
compensation instead, sub-harmonics disappear and waveform is mono-periodic with
period Ts.
In region 2 and 3, PFM with constant Ton control does not introduce internal nested
loops. Therefore, compensation has less degrees of freedom, and has to be made on the
only loop present, the external loop TE which in this case coincides with the regulation
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Figure 4.3: Inductor current waveforms under periodic (Ts = 0.5µs) steady state equi-
librium, for insufficient (top) and adequate (bottom) current loop compensations.
loop TR.
Region 1
Consider FH of region 1:
FH = FH(0)
1 + s/ωz
1 + s/ωp
1
1 + sωnQn +
s2
ω2n
(4.2)
FH shows a zero at frequency
ωz =
1
rCC
(4.3)
a real pole at frequency
ωp =
1
RC
+
2
ωsLCQn
=
1
RC
+
ω2o
ωnQn
(4.4)
and a poles pair, which are real or complex according to the damping factor Qn:
Qn =
1
pi (mc(1−D)− 0.5) (4.5)
and natural frequency ωn =
ωs
2 = piFs.
So, provided that all poles are in the LHP, total phase lag is 180 deg.
mc := 1 +
Se
Sn
is the key element for current loop compensation since it allows to
obtain lower resonance of the complex poles pair, and possibly splitting into real poles,
when this practical condition is met:
0 < Qn < 1 (4.6)
At this point Se can be derived imposing a desired value of Qn. In another way, to
reveal static instability causing sub-harmonic oscillations, consider parameter α, which
is the pole in Z domain of the Ridley’s discrete model described in chapter 2 :
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α =
Sf − Se
Sn + Se
(4.7)
Imposing its location inside the unity circle:
|α| =
∣∣∣∣Sf − SeSn + Se
∣∣∣∣ < 1 (4.8)
two sets of solutions are found:{
Se < Sf
Se > 0.5(Sf − Sn)
∨
{
Se > Sf
Sf + Sn > 0(true)
(4.9)
Usually [6, 8] Se is chosen from the first set of solutions of eq. 4.9:
Sf − Sn
2
< Se < Sf (4.10)
.
For SMPR application, in which Sn and Sf have a significant variability, a solution
taken from the second set is more convenient:
Se > max{Sf} (4.11)
.
So, to eliminate static instability, mc or, equivalently, Se, must be high. Also, the
effect of increasing mC is directly visible on FH , because the factor Qn is lowered down
and pole splitting occurs. In this manner phase lag is flat over a wide range of frequencies
instead of appearing abruptly at ωn.
Although, mc must not be too high otherwise current loop TI is not effective. In fact,
a huge compensation ramp eliminates at once (i.e. within the next cycle period) current
error and kills the info related to the average current fed-back to the loop. In other
words, when compensation ramp overwhelms the control signal, the former becomes a
constant controlling reference whereas the latter loses its controlling capability, making
the closed loop system an internal autonomous subsystem rather than a nested and
controlled one. Three usages of Se are depicted in fig. 4.4: a too small Se1 produces a
resonant system, whereas a too big Se3 produces an over-damped one.
Another parameter to manipulate is KI , the current sensing gain, that alters the
DC gain of FH :
FH(0) =
R
KI
1
R
LFs
(mC(1−D)− 0.5) + 1
(4.12)
But since DC gain compensation can be done by means of other parameters, a
correct KI choice takes into account noise and consumption issues prevalently, rather
than stability.
Region 2
Consider FH of region 2:
FH =
LFs
mcKIUI(1−M)
2mCUO
D
1−M
2mC − (2 +mC)M
1 + s/ωz(
1 + s/ω?p1
)
(1 + s/ωp2)
(4.13)
with first pole at low frequency
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Figure 4.4: control to output t.f. FH for different compensation ramp slopes
ω?p1 =
2mC − (2 +mC)M
RCmC(1−M) (4.14)
and second pole at high frequency
ωp2 =
R(1−M)
L
(4.15)
in addition to the usual zero at frequency
ωz =
1
rCC
(4.16)
Potentially also in DCM instability may occur. For example, with no compensation
ramp Se = 0⇐⇒ mC = 1, first pole goes into RHP for M > 23 .
The zero and the two poles, provided that the first pole is in LHP, lead to 90 phase
lag.
Region 3
Consider now FH of region 3:
FH = FMUI
1 + s/ωz
1 + sQoωo +
s2
ω2o
(4.17)
with
ωz =
1
rcC
(4.18)
ωo =
1√
LC
, Qo =
R
√
L/C
L/C + (rL + rC)R
(4.19)
FH shows a zero and a complex poles pair that overall lead to a 90 deg phase lag.
Note that resonance factor Qo increases with equivalent load resistance R. Indeed
the higher the R is, the less the current absorption, and at this point the tank becomes
a pure LC.
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As a result, region 3 has a second order dynamic behaviour that makes compensation
tricky.
Region 4
Consider now FH of region 4:
FH = FM
2UO
D
1−M
2−M
1 + s/ωz
(1 + s/ωp1) (1 + s/ωp2)
(4.20)
It presents a pole at low frequency:
ωp1 =
2−M
RC(1−M) (4.21)
a pole at high frequency:
ωp2 =
R(1−M)
L
(4.22)
and the usual zero at frequency
ωz =
1
rCC
(4.23)
Overall, they lead to a 90 deg phase lag.
Summary
Region 1 is not problematic, since current loop forces the system to assume a domi-
nant first order behaviour. However, a compensation ramp is needed to eliminate sub-
harmonic oscillations. Region 2 and 4 are not problematic either, since the converter
naturally assumes a first order behaviour, tied to DCM operation rather than the type
of control. Nonetheless region 2 needs a compensation ramp to eliminate sub-harmonic
oscillations inherited by the static instability due to PCM control, exactly like region
1. Region 3 instead represents a critical situation for stability since in it the converter
shows a second order dynamic behaviour, that is even more accentuate for low output
currents.
4.1.2 External loop compensation
Compensation on the external loop is actually the main compensation, since it is shared
by all the functioning modes, and thus should suffice for all the dynamic behaviours of
the converter, in all the operative regions. It is mainly made by acting on the parameters
of the error amplifier and the voltage sensor transfer functions FA and FE , respectively.
Voltage sensor is basically a resistor divider with a by-pass capacitor and modelled
by FE which is this defined:
FE :=
R2
R1 +R2
1 + sR1C1
1 + s R1R2R1+R2 (C1 + C2)
(4.24)
KE =
R2
R1+R2
is fixed, because determines UO since the error amplifier imposes
UR −KEUO ≈ 0. So once either R1 or R2 is chosen, the other is set. A proper choice
takes into account power consumption of the bleeding resistor R1 + R2 and the noise
generated by it. C1 is the key element that introduces a zero that can improve phase
margin of TR . Indeed, considering C1 +C2 ≈ C1 since C2 is parasitic and the definition
of KE , FE of eq. 4.24 becomes:
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FE = KE
1 + s/ωz
1 + sKE/ωz
(4.25)
The bigger KE , the more the distance between the frequencies ωz and ωz/KE , and
the more effective is the phase lead improvement at intermediate frequencies. Overall
FE introduces a null phase lag.
Error amplifier and compensation load on the other part are modelled into FA, which
is this defined:
FA := G1 ∗ ZC = G1Rp 1 + sRzCz
1 + s ((Rp +Rz)Cz +RpCp) + s2RzRpCzCp
(4.26)
plus an additional transconductance gain term G2 for region 1 and 2 that produces
a current type controlling reference for PCM. G1Rp is the DC voltage gain of the error
amplifier, mainly set according to the desired precision of the loop. Basically G1 is
related to the static consumption of the OTA whereas Rp to its topology.
For phase compensation, consider the elements ZC is composed of.
Cp stands for parasitic capacitance and it cannot be varied. Actually, it should not
be varied because it helps filtering high frequency noise, included Fs tone.
Rz and Cz introduce a zero that recover the phase lag of the first pole. A proper
choice of Cz allows to increase the interval of frequencies for which phase lag is reduced
to the minimum (see fig. 4.5). Overall, FA introduces a 90 phase lag.
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Figure 4.5: Error amplifier t.f. FA varying compensation load capacitance CZ
As anticipated, among the 4 regions of the converter and their respective dynamic
behaviours, one is particularly critical from a stability perspective. Region 3 presents a
resonance at RLC natural frequency that is not damped by a current loop. Therefore,
compensation can be applied to the external loop, by:
• shifting the DC gain and thus the crossover frequency
• reducing phase lag on the surroundings of the crossover frequency.
An example of region 3 compensation is depicted in fig. 4.6.
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4.2 Proposed Stability Tool
Finally, a stability tool is proposed to assist the designer during his design activity. This
tool is provided with a graphical interface, made with the help of rGuide which is a
GUI maker in Matlab.
The appearance is given at the end of this section, but first the logical procedure to
create it is presented, without entering in technical details. Basically procedure can be
divided into 3 steps: data management, data processing and data visualisation.
Data management
Data management consists on arranging pi, i = 1, .., N parameters in a user-friendly
data structure that is easily visualised and editable, like in fig. 4.2
All the parameters are put in rows numerically sorted, while in columns some fields
like: name, nominal, min and max values, number of points to calculate in the interval
min-max (if 1, then the nominal value is taken), unit and scale of measure, verbose
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# name value min max points unit description
1 UI 3.3 2.7 7 10 V battery voltage
2 IO 1 0.001 3 10 A[log] load current
3 UO 1.2 1 1.5 3 V load voltage
4 LO 4.7 2 10 1 µH filter inductance
5 CO 22 10 100 1 µC filter capacitance
6 RC 40 20 100 1 mΩ filter capacitor resistance
... ... ... ... ... ... ... ...
Table 4.2: Data table containing all parameters
description.
Data processing
Processing converts the data structure into a N-dimensional matrix, which is more suit-
able for Matlab calculations, that is generated through the combinations of the param-
eters:
P =< p1, p2, .., pN > (4.27)
P has
∏N
i=1 pi elements, that is the product of the column points of the data structure.
Now, for each element p ∈ P a correspondent function F (p) is calculated. Clearly
the CPU time spent for calculations is proportional to the elements of P.
Data visualisation
Data visualisation consists in plotting a chosen function f(p) ∈ F (p) into an xy graph.
These functions are mainly (for definition, see chapter 3 ):
• TR overall regulation loop
• FR reference to output transfer function
• FCL1 audio-susceptibility or line rejection or battery to output transfer function
• ZCLO closed loop output impedance
For system stability, the function f(p) of interest is TR. For system performances,
functions like FCL1 , Z
CL
O ,FR can be calculated as well. For all these functions, a suitable
plot is the Bode diagram.
The proposed stability tool manages to plot multiple Bode diagrams of the afore-
mentioned f(p), for arbitrary p ∈ P .
Evaluating many of them at the same time is difficult, though. Evaluating a figure
of merit instead of the whole function is more convenient since it is numerical and
requires just a quick pass/fail check. Therefore for stability analysis the figure of merit
to consider is the phase margin, which is extracted from TR:
TR → ΦM (4.28)
ΦM is still N-dimensional and has to be plotted in a 2-d graph. A permutation is
sufficient to choose which parameter is mapped into x and which into y, while the others
into z axis.
ΦM (p1, p2, .., pN )
permutation−−−−−−−−→ ΦM (px, py, pz1, .., pz(N−2)) (4.29)
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Now the N-dimensional matrix is broken into slices fzj(px, py) that can be mapped in
a xy plan. Each point of fzj(px, py) is marked by a color, and in total there are
∏N−2
j=1 pi
slices. The result is a sliding coloured slice. At this point it is convenient to compress
the slices pack along z through the min function, obtaining a worst case scenario. So,
in formula:
ΦM → min|z {ΦM} = ΦMworst(px, py) (4.30)
Similarly to phase margin, crossover frequency can be evaluated in graphical way.
With a small add-on applied to the Matlab code, other figures of merit can be
extracted from FCL1 , Z
CL
O ,FR and evaluated in a graphical way. For example the
frequency of the dominant poles which determine the decay speed of their associated
time responses.
Appearance
Finally the appearance of the stability tool is given, with an evaluation of the phase
margin at varying battery voltage and output current as example. This example shows
clearly the boundaries of the operative regions of the converter.
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4.3 Parametric Optimization
The tool just created is used to visualize the space of parameters that guarantee stability.
Parameters can be conveniently categorised in 3 groups:
Parameters categories
• Operative: UO, IO, UI set up by environment. Also, the ultimate input variables
of the system.
• Custom: L, C, rC , Fs mainly related to LC filter and configurable by the customer.
• Design: various G, R, C, V that in the complex form the architecture of signals
processing and are set up by the designer.
It is clear that parameters sensitivity is the critical aspect that the stability tool has
to highlight.
Operative and custom parameters should have a as widest as possible variability
range, since the wider the values range is, the less constraints for the customer and
for the applications. Similarly, design parameters variation around the nominal values,
due to process and mismatch of silicon lithography, should have as less impact on the
functioning as possible.
For this purpose, an example of the use of stability tool is given, starting from
specifications on the operative parameters, and adjusting the design parameters until a
target on custom parameters is satisfactorily reached.
At the end of the day the tool does not make distinction between the 3 parametric
categories since statistical deviation and deterministic interval of variability are treated
as the same object, i.e. with uniform distributions.
Specs
• UO = 1.2V
• UI ∈ [2.7, 7]V
• IO < 3A
• Fs = [1.5, 2.5]MHz
Target
• LO ∈ {3.3, 4.7, 6.8, 10}µH
• CO ∈ {22, 33, 47, 68}µH
• rC ∈ [30, 90]mΩ
4.3.1 Results and comments
Results as appear in the stability tool are reported in figure 4.8. The figure shows the
LO ×CO map across rC ×UI × IO ×FS space at the top, while the rC ×CO map across
LO × UI × IO × FS space at the bottom. First observation is that rC plays a big role
on phase margin since together with CO it introduces a zero and a phase lead in the
surroundings of the crossover frequency. This actually might be unwelcome, since it is
hazardous to rely on a parasitic parameter to guarantee stability. Anyway, the lower
the L value is, the wider becomes the area CO× rC and the more relaxed the constraint
on the capacitor. If freedom on LC values is more preferred, then rC must be 50mΩ at
least. Overall, results suggest the usage of big capacitors with not null ESR in the LC
filter construction.
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52
Chapter 5
Driver Stage Design
This chapter regards the design of the driver stage that interfaces the Buck power stage
and its controller, including the implementation of some essential functionalities. At
the beginning a theoretical analysis of energetic efficiency is made, trying to give once
again a parametric panorama similarly to what was done for stability in chapter 4. In
fact, focusing on the target of efficiency, some design choices and techniques to improve
it are proposed. Finally, schematics at transistor level and some significant waveforms
obtained by simulations are shown.
5.1 Efficiency
The switching cell presented in chapter 1 is obviously the ideal and lossless counterpart
of a real half bridge, whose switches are actually transistors that consume power while
being driven, while changing their state and while conducting.
For the power application considered in this thesis, CMOS devices seem to be ade-
quate switches being able to convey a modest amount of power. With some adjustments
on the channel length and consequently the supportable electric field, MOS derived from
CMOS process can supply enough power to feed a micro-controller. On the contrary, in
high voltage applications usually CMOS technology is not sufficient to realize switches
and therefore DMOS or IGBT devices are used.
The half bridge that is about to be built, is composed of a pull up pmos transistor
at the high side, that connects battery (VDD) to the switches output node SWO, and
a pull down nmos transistor at the low side, that connects SWO to ground GND.
Remember that this half bridge sees an inductor as load, which in turn can be modelled
as a current generator since an inductance tends to keep its current flowing, having
an high impedance in the short interval. Low side (LS) and high side (HS) transistors
alternatively turn on for the correct current flowing phases, and in this case the half
bridge is said to work synchronously. However, the LS transistor naturally has an anti-
parallel body diode. Therefore when the LS body diode is crossed by the free-wheeling
current and LS transistor is not, at this very moment the synchronism is broken and
the half bridge is said to work asynchronously.
The post regulator dealt in this thesis is desired to work in synchronous mode for
the as longest as possible time for efficiency reasons, since the body diode is parasitic
and not designed to be as well conductive as the LS transistor.
In the following efficiency analysis, some parameters are about to be found in order
to identify the origin of losses and related countermeasures. As anticipated, efficiency η
of a switched mode converter, excluding losses of output LC filter, assumes this form:
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η =
PO
PO + PQ + PCOND + PDRV + PSW︸ ︷︷ ︸
PLOSS
(5.1)
Each term is the average power lost in a period under steady state condition:
P =
1
Ts
∫ (k+1)Ts
kTs
v(t)i(t)dt (5.2)
Consider an a-synchronous (i.e. without LS transistor turning on) converter working
at constant load current IO and voltage UO, with ideal LS body diode, i.e. with null
voltage drop VD = 0. Then, contributes composing eq. 5.1 calculated using 5.2 can be
expressed each as a parametric function.
• PO = UOIO is the power transferred to the load.
• PQ is the power overall consumed in idle mode (i.e. IO = 0) by the controller
• PDRV ≈ CGGV 2GGFs is the power consumed for driving the switch input capaci-
tance CGG up to voltage VGG. The capacitance is not a constant though, so the
relation is approximate but significant nonetheless because it states that PDRV
depends on frequency rather than timings.
• PSW = UIIO (TswON + TswOFF )Fs is the power consumed inside the switch during
its transition from off to on state and vice-versa, and depends on both timings and
frequency. Given TswON ≈ TswOFF , then PSW ≈ UIIO2TswFs.
• PCOND = RONI2OD is the power loss due to the limited conductivity of the switch.
It depends on its duty-cycle rather than frequency.
Parameters
It is evident that battery voltage UI , output current IO, maximum driver voltage VGG,
switching timing Tsw, fundamental frequency Fs, switch input capacitance CGG and
minimum output resistance RON are the main parameters that determine efficiency.
In addition, power losses due to LS body diode voltage drop VD and parameters
related to LS transistor can be included for a more complete analysis of a synchronous
half bridge. Note that VD diode parameter intervene during diode conduction interval,
denoted as TD, which is also the overall dead time in a period of the half bridge. Tem-
perature and process dependencies are not taken into account, but are included in the
models of cad programs and therefore their effects are shown in simulations. Sufficient
to know is that silicon resistances are strongly dependant on temperature. For example,
a transistor RON can double its value passing from -40 to 150
◦ C.
• VGG determines the overdrive voltage VOV := VGG−Vth. The more the overdrive,
the smaller the form factor has to be for the transistors to be well conductive,
and less the area. For the application considered it fortunately coincides with the
battery voltage VGG = UI . Nonetheless, some publications [13] show a segmenta-
tion of VGG, and the controller dynamically selects the portion of VGG allowing to
reach the maximum point in the theoretical curve of efficiency.
• UI is an operative rather than a design parameter, and the design is desired to be
flexible for various battery voltages.
• IO is the main operative parameter for which efficiency is evaluated, i.e. η = η(IO)
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• Fs has already been shown to being changed by adaptive modulation technique.
PFM decreases frequency and those losses dependent on it, thus increasing effi-
ciency, when PO is low, i.e. at light load operation.
• CGG, input capacitance, is mainly determined by the size of transistors, i.e. CGG ∝
WL, but is DC point dependant as later explained.
• RON , output resistance of transistors in ohmic region, is determined by its form
factor and by overdrive voltage: RON ∝ LWVOV .
• Tsw, switching on/off timing, is not trivial to be determined. This parameter needs
a deeper analysis, as in the following.
The transient waveforms are the keys to understand which parameters determine
Tsw. Consider TswON , related to HS switch turning on thanks to a driver attached to its
gate. In general the driver acts like a quasi-constant current generator IGG apart from
the very last period in which acts like a resistance. On the other hand, the load to drive
is the capacitance CGG seen at the gate, which is not constant though, as explained in
the following.
A current generator IO is attached to the drain node, which corresponds to SWO,
to model the inductor, which indeed forces a constant current (ripple due to charging
and discharging is neglected ). Obviously when the HS is supposed to be interdicted,
current forced by IO flows in the LS free-wheeling diode.
Remember that differential voltages vGS and vDS sweep from minimum to maximum.
vDS ∈ [0, VDD] vGS ∈ [0, VDD]
Actually, max{vDS} = VDD + VD, but body diode voltage drop is neglected in this
analysis.
Four transitions are shown, and described in the following analysis.
0→ 1 Before its turning on, HS mos is in interdiction zone (vDS = VDD, vGS < Vth),
then passes through sub-threshold zone and heads to the turning on zone (point 1
vGS > Vth), while being driven by IGG. Therefore, vGS grows linearly with a slope
dvGS
dt
∼ IGG
CGG
(5.3)
with CGG = CGS +CGD ≈ COX . This transition requires an interval of time that
contributes to form the overall TD dead time.
1→ 2 At the beginning of the turning on, mos leaves sub-threshold zone and enters
saturation zone (point 1), while it is still driven by a IGG. Therefore, vGS grows
linearly with an approximatively linear slope
dvGS
dt
∼ IGG
CGG
(5.4)
with CGG = CGS+CGD ≈ 23COX . Although simulations show that slope is slightly
inferior than one of transition 0→ 1. This transition lasts for the period TIrise
2→ 3 During the turning on, mos gradually passes from saturation zone into linear zone,
crossing many DC curves between the two depicted in fig. 5.1. At this point, Miller
effect intervenes and vGS slope is approximatively linear
dvGS
dt
∼ IGG
CGG
(5.5)
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Figure 5.1: DC points and transient waveforms of a mos power switch, during off → on
transition.
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with CGG ≈ CGS + µoCGD, where µo indicates the linearised intrinsic gain of a
transistor, which depends on Early effect VA and VOV (µo = gm · ro = 2IDSVOV ·
|VA|
IDS
=
2|VA|
VOV
).
Because CGG is much bigger than in the previous one, vGS ≈ VGS(IO) is approxi-
matively flat and thus this transition is called plateau, which lasts TV fall.
3→ 4 Finally, just before reaching the point 4 of DC char, the driver acts like a resistance
RGG rather than a current generator and the decay assume an exponential form :
vGS ∼
(
1− et/RGGCGG
)
[VDD − VGS(IO)] (5.6)
with CGG ≈ CGS + CGD. This final timing is not so important because during
this transition HS has already reached its maximum conductive capability i.e.
RON ≈ 1KVOV .
It has been demonstrate that TswON = TIrise + TV fall mainly depends on the driver
strength IGG. For HS turning off timing TswOFF = TV rise + TIfall, the situation is
symmetric: the driver that turns it off is a pull-up pmos, and the order of the transitions
is inverted.
As far as LS is concerned, analysis is different because of the dead time period just
before LS turning on. During dead time, LS body diode starts free-wheeling phase
even before LS mos turns on and lowers down LS vDS voltage drop. Therefore, plateau
transition does not appear and TV fall is dependant on diode intrinsic dynamics rather
than by the driver strength. Since usually TD > TV fall, actually LS turns on when VDS
has already reached its minimum value, and does not speed up the timings significantly,
since controls TIrise only, or the speed with which it grabs all the current from the diode.
5.2 Half Bridge and Driver
Like stability, also efficiency is a multi-variate problem and a graphical tool comes in
handy to see the effect of the overall parametric pool.
To maximise efficiency in all the operation, that is to get a flat curve of efficiency at
varying output current, several methods have been conceived, more or less complex.
The methods proposed in this thesis, in addition to PFM already presented in chapter
1, are the segmentation of the half bridge into modules, the segmentation even of the
driver into modules and the dead time control inside each driver module, in addition to
the dead time control applied to each half bridge module.
5.2.1 Half bridge segmentation
Some assumptions or specifications act as constraints for the efficiency optimization and
can be a good starting point to solve it. Two in particular are introduced:
• RONIO < 200mV for HS. Under this condition a given battery-to-load low-drop of
UI = 2.7V → UO = 2.3V is possible, under worst case condition given by IO = 2A
and T = 150 deg and assuming also a bonding resistance of 100mΩ.
• RONIO < 300mV for LS. Under this condition, LS body diode is unlikely to turn
on during LS mos conduction, even if LS body diode is not accurately modelled
so an assumption of its conductivity is made.
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Figure 5.2: Theoretical efficiency curves of a SMPR with adaptive modulation and at
varying the portion of activated half bridge modules: 100% (red); 5% (blue) .
These constraints determine a minimum size of the half bridge. Size can be adjusted
according to particular requirements for maximum current flowing, where PCOND is
dominant over other losses the main parameter to set is RON . At this point the above-
mentioned graphical tool is very useful in this procedure because it can map η across
load current IO and for various dimensions of the half bridge. At this point the half
bridge can be segmented so that each segment corresponds to a curve. A final size of
RONmin, CGGmax produces a curve that is good at heavy load, but bad at light load, since
it leads to the maximum current capability but also to the maximum driver effort. The
idea is to produce a curve that is optimal at light load, producing a small segment equal
to s100% of the half bridge that corresponds to RON =
RONmin
s and CGG = s×CGGmax.
Together with other typical parameters and the adaptive modulation technique, the half
bridge segmentation 5/100% lead to efficiency curves depicted in fig. 5.2. Overall, half
bridge is partitioned into three modules {HBI}I=1,2,3, to get an even more flat curve,
and each one is selectable so that the half bridge can work at 5/50/100 % capability.
Each module is supposed to be dynamically selected according to the output cur-
rent value in order to choose optimally the curve associated to a load. This operation
of selection implies that an appropriate circuit senses the load current, processes the
information contained in the sensed current, and finally makes a decision of the number
of modules to activate, producing a selection bit vector {EN.HBI}. This part has not
been implemented, though.
5.2.2 Drivers segmentation
The half bridge modules just sized need a proper driver that injects current in their
input capacitances each denoted as CGG, one at a time. The driver for each half bridge
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module is chosen to be a double inverter chain with an half bridge, i.e. a pull-up pmos
and pull-down nmos, as output stage, as depicted in fig. 5.3.
CL1
CL2
CGG
Driver Half Bridge
N1
N2
Figure 5.3: Driver inspection. Two inverter chains work as pull-up and pull-down buffers
for an half bridge that is the output stage of the driver.
The pull-up and the pull-down are sized to supply an IGG saturation current (that
varies with VGG, though) and they behave each as a load capacitances CL with respect
to the inverter chains that have to drive them.
For inverters chain sizing, there is a optimal rule [12] to follow and achieve minimal
propagation delays when loading CL. It involves an exponential growth of the N invert-
ers, by a factor u that is chosen between 3 and 4. A proper choice of the pair {u,N}
also takes into consideration the wanted sign of the inverter chain (−1)N and the area
A ∝ ∑Ni ui = uN−1u−1 . Also, u = 3 can be a good choice if modularity is an important
aspect, because it can lead to replicated chains, plus one additional inverter applied to
the pull-up chain (N1 = N2 +1), that drives CL1. Indeed the latter is approximatively 3
times bigger than CL2, provided that pull-up and pull-down are sized to be matched in
conductivity. This architecture allows to control the pull-up and the pull-down chains
separately, allowing the tristate mode of the driver, which grants an high output (capac-
itive) impedance. Tristate mode is useful if a DTC also for driver stage is desired, and
actually necessary if more driver modules are put in parallel, i.e. attached to the same
output node, and are supposed to be enabled or disabled separately. Indeed, in addition
to half bridge segmentation, also a segmentation into M drivers modules is proposed to
control radiated/conducted electromagnetic emissions, that are important aspects for
electromagnetic compliance (EMC).
In fact, the current absorbed by the power stage from battery has a trapezoidal
shape, with lateral edges determined TIrise and TIfall, that are in turn both determined
by the ”strength” of the driver IGG. If the latter is segmented into M portions, then
the pole of the spectrum of the trapezoidal waveform associated to the lateral edge of
the trapezoid can be moved by a factor M as well. Number of modules is chosen to be
M = 3, a compromise between EMC variability (half decade of pole shift) and efficiency
constraints (1/M of driver strength is likely to decrease efficiency if M  1).
Similarly, the same effect is visible on the phase node SWO, whose fast moving can
make the inductor behave like a radiating antenna and produce radiated emissions. Its
moving is again modelled by a trapezoidal waveform, with lateral edge slopes determined
by TV fall and TV rise, that are indeed modified by the driver strength, too.
Note that this EMC control is very basic and statical, i.e. the driver strength selec-
tion is done beforehand. More complicated dynamic EMC control involve the spread-
spectrum technique applied to the duty-cycle modulation.
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5.3 Logic of control
As seen, both half bridge and drivers are segmented. A controller is needed to select
the desired modules and sub-modules, activating or inactivating them. Also, other
important functionalities to implement are listed below.
• Dead Time Control (DTC) prevents the cross conduction that may happen in
half bridges that work in synchronous mode. At the same time, it must ensure
the shortest as possible dead time because the latter represents either a delay or
a power loss. Three types of DTC are mentioned in order of complexity: fixed,
adaptive and predictive.
– Fixed dead time control sets a dead time that is fixed beforehand. Indeed
since the control is open-loop, dead time is subjected by variability or ageing
drift that are not correctable.
– Adaptive dead time control, on the other hand, is a loop based control and
is more likely to prevent cross conduction because of the sequentiality in-
troduced by a feedback loop. Indeed adaptive DTC reads the state of the
pull-up element before activating the pull-down one, and vice-versa.
– More sophisticated dead time controls use a sort of prediction by means of
a finite state machine that sets the length of the dead time according to the
body diode conduction and past decisions.
• Current Sensing (CS) reconstructs the inductor. To save some pins, the current
sensor is not applied in series with the inductor. Instead, current is reconstructed
in partial periods, applying a sensor both on the HS and the LS switch. The
HS-CS is needed for PCM loop, over-current detection and half bridge modules
selection, while the LS-CS is not mandatory (unless a so-called valley peak control
is implemented) but introduced because it can yield information both for zero
cross and overload detection all at one time.
• Zero Cross Detection (ZCD) is another important functionality that prevents the
inductor current flowing to ground across the LS switch. In other words, it breaks
the synchronism of the half bridge and allows the DCM of the converter.
• Over-current (OVC) protection is self explained: it disable the HS switch when
the amount of current flowing can lead to overheat and device damage.
• Over-load (OVL) protection is similar and complementary to OVC, since it must
detect the very same event but at the load side, detectable when current is flowing
current across LS switch.
To manage all these binary events (bits), a logic of control must be implemented.
Imagine that a PWM controlling signal is given. Scope of the logic of control is to make
a replica of PWM at the SWO node (see fig. 5.5), apart from the alterations due to
dead time control and zero cross detection. Two preliminary choices related to logic
circuitry design are made:
1. Usage of battery voltage to feed logic circuitry instead of a dedicated one: VDD =
UI . The advantage is that no level shifters (both bottom-up VDD → UI and
top-down UI → VDD) to change voltage domain are needed. This choice makes
things simple since level shifters are not trivial to design because of their latch-
up nature. The first drawback is that propagation delays are widely dependant
on battery voltage. The second drawback is that power consumption to drive
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capacitances increases (∝ V 2DD), but it can be neglected if compared to that of the
buffers, that involve bigger capacitances (as seen, exponentially increasing towards
SWO node).
2. Usage of elementary 2-inputs NAND/NOR gates (obviously in addition to NOT
gates). The advantages are the modularity and the immediate identification of
the fan-in and fan-out of the logic gates. Also, because in an elementary gate
VDD to GND path is crossed by 3 transistors at most, effects that have impact
on propagation delay (e.g. making it more sensitive on the input configuration)
like Body effect and intrinsic capacitances can be overseen. Therefore each logical
relation is the composition of binary relations. The properties of distributivity,
associativity and commutativity of boolean algebra reflect themselves into the
length of the signal paths, because the N-input gate is converted to a N-children
binary tree.
Synthesis example
Now an example of logical synthesis is made. Obviously, voltage levels are mapped into
the field {0, 1}, i.e. VDD ⇐⇒ 1, GND ⇐⇒ 0. Two equivalences, called De Morgan
theorem, are reported because of their importance:
A = B ∨ C ⇐⇒ A = ¬(¬B ∧ ¬C) (5.7)
A = B ∧ C ⇐⇒ A = ¬(¬B ∨ ¬C) (5.8)
The properties of associativity, commutativity, distributivity of field {0, 1} are com-
monly found in algebra books.
A verbal proposition like:
Low side switch of the first half-bridge module is on
if and only if
controller commands a duty-cycle off phase, high side switches of the HB modules are
all off, there is no zero cross detection and half bridge module 1 is enabled
is translated into algebra syntax:
LG1 = 1⇐⇒ (PWM = 0)∧(HG1 = 1)∧(HG2 = 1)∧(HG3 = 1)∧(ZCD = 0)∧(EN.HB1 = 1)
(5.9)
where signals names are those of fig. 5.5. In particular, EN.HB1 is a bit that sets
the tristate mode for the half bridge module 1. Using truth table, it is shrunk into:
LG1 = ¬PWM ∧HG1 ∧HG2 ∧HG3 ∧ ¬ZCD ∧ EN.HB1 (5.10)
Because of the driver structure presented, which has a separate control of the driver
pull-up and the pull-down, the above becomes:
¬LG1.hg1 = ¬PWM ∧HG1 ∧HG2 ∧HG3 ∧ ¬ZCD ∧ EN.HB1 (5.11)
With the further DTC loop of the driver, the above becomes:
¬LG1.hg1 = ¬PWM ∧HG1 ∧HG2 ∧HG3 ∧ ¬ZCD ∧ EN.HB1 ∧ ¬LG1.lg1 (5.12)
In the opposite case (duty-cycle up phase, i.e. PWM=1):
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e−sT1
e−sT2
0
0
1→ 0
1→ 0
Figure 5.4: Simplified representation of dead time control.
¬LG1 = (PWM ∧ ¬HG1 ∧ ¬HG2 ∧ ¬HG3 ∧ ZCD) ∨ ¬EN.HB1 (5.13)
Note that the grouping between brackets recalls a correct usage of distributivity,
otherwise some undesired issues can occur. Similarly, the driver segmentation imposes
a new writing:
LG1.lg1 = (PWM ∧ LG1.hg1 ∧ ¬HG1 ∧ ¬HG2 ∧ ¬HG3 ∧ ZCD) ∨ ¬EN.HB1 (5.14)
For hi-side switches {HGI}, the relations are similar apart from the presence of the
driver selection bits EN.{DRVI} which allows to enable the driver modules and allows
the tristate mode for the driver module output stage when the driver is disabled. Also,
other selection bits like OV L and OV C can intervene to avoid HG turning on.
At this point the properties of associativity, commutativity, distributivity allow to
construct the binary tree starting from relations like eq. 5.14
An example on the typical waveforms related to the half bridge functioning after
introducing the logic of control is depicted in fig. 5.7, where also dead time effect at
node SWO can be seen. Introducing the dead time control also for the drivers (DTC2
loop), dead time is almost doubled, as shown in table 5.1. The quick explanation comes
from fig. 5.4, that represents a simplified architecture of dead time control, when the
controlling input is a square wave. Without the DTC loops (i.e. breaking the loops so
that fed-back input at each port is floating, then setting it as the identity element of the
binary operation associated to that port), the architecture would be very similar to a
classic inverter, that is known to suffer from cross conduction. Provided that both delay
times are approximatively the same (T1 ≈ T2), there is a short dead time and a short
cross-conduction according to controlling input transition (i.e. 0 → 1 or vice-versa).
Instead with the logic ports, implementing the dead time control in a simplified way,
the controlling input must wait for both the propagation delays of the the feedback
path and the feed-forward path before having effect at the output. In this way cross
conduction is avoided but propagation delay is increased. If two of this structure are
nested each other, then the second (internal) DTC2 lead to larger dead time for the entire
structure i.e. DTC1+2. In order to establish the convenience of DTC2, the amount of
power spared thanks to driver cross conduction cancellation has to be compared to the
amount of power lost due to half-bridge dead time worsening. It is not trivial to calculate
the amount of power lost in cross conduction, under deviation around the nominal values
of T1 and T2 especially due to distributed RC paths in the layout.
5.3.1 Results
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UI [V ] TDTC1 [ns] TDTC1+2 [ns]
3 22 36
5 8 15
7 4 8
Table 5.1: Average dead times measurements in a switching cycle, for one (DTC1) and
both (DTC1+2) loops enabled, at varying battery voltages.
PWM SWO
Drivers Half Bridges
HG1
LG1
HG2
LG2
HG3
LG3
HG3.hg1
HG3.lg1
LG3.hg1
LG3.lg1
HG1.{hgI}
HG1.{lgI}
LG1.hg1
LG1.lg1
HG2.{hgI}
HG2.{lgI}
LG2.hg1
LG2.lg1
Logic Of Control
Current Sensor & Zero Cross Detector
DTC2 loop
DTC1 loop
drv/hb selection bits
EN.{HGI}.{DRVJ}
EN.{HBI}
drv control bits hb control bits
Figure 5.5: Overview of the driver stage functional blocks implemented. Significant
signals for dead time control are grouped by dotted lines.
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AV
SWO
SWOL
GND
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R3
R4
R5
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IOFFSET
IBIAS
K : 1 1 : 1
ISENSE
to ZCD
Figure 5.8: Low side current sensor schematic.
5.4 Current Sensor and Zero Cross Detector
This section concerns the design of the low-side current sensor and the zero cross detec-
tor, that overall allow automatic DCM for a synchronous Buck power stage. Low side
sensor produces a scaled version of the current flowing across the low-side switch during
free-wheeling phase. A particular topology is proposed that achieve good static preci-
sion against battery and temperature variation. Sensed current is compared to a given
current reference by means of a simple current comparator, that once triggered produces
the bit of zero cross detection ZCD. Similarly, the same comparator topology can be
replicated to produce an overload detection OVL, provided a different current reference.
ZCD signal is regenerated by a buffer and fed-back to the control logic presented in
the previous chapter, in order to avoid LS turning on and allow DCM operation when
current flows in the wrong direction. Finally, some simulation results are shown, and
some considerations on the intrinsic flaws of the implementation are done, proposing
future developments to improve it.
5.4.1 LSCS
Low side current sensor (LSCS) schematic is depicted in fig. 5.8, where resistances,
current generators, the differential amplifier and the current mirrors are all made of mos
transistors. In particular, consider this correspondence between transistors biased in
linear region and their respective resistances RI ⇐⇒ MI ,∀I = 1, .., 5. LSCS comprises
a current divider as input stage, then a feedback-loop structure composed of an OTA,
a common source transistor and a current mirror. Overall, this last structure recalls a
non-inverting configured amplifier stage.
In detail, the function of each element is explained.
• R1 corresponds to the LS transistor. Since LS is segmented into 3 selectable cells,
also R1 is the parallel of 3 selectable transistors
• R2 corresponds to a transistor that must be turned off at the same time of LS, to
avoid waste of power (remember that SWO node reaches VDD voltage). This is
the reason why it must be a transistor. For matching reason under process vari-
ation (resistors and transistors have different temperature and voltage deviation
coefficient), also other resistances must correspond to transistors.
• R3 completes the resistor divider made by R1,2,3 such that VSWOL = R1R3R1+R2+R3 IO.
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• R4 together with IOFFSET produce a voltage offset VOFFSET applied to SWOL
node, making the differential amplifier work.
• R5 is the resistor that sees the injection of KISENSE and produces a voltage drop
to feed-back to the inverting pin of the differential amplifier.
• AV drives GM to produce a ISENSE such thatV− = R5KISENSE tries to follow
V+ = VSWOL + VOFFSET , because of the negative feedback configuration.
• IBIAS supplies AV
• current mirrors 1 : K and 1 : 1 provide a scaled version of ISENSE , to feed-back
to the loop and to feed-forward for the comparator, respectively.
For sufficiently high AV and at low frequency (i.e. neglecting parasitic capacitances)
the virtual ground is applicable, and this approximate relation is valid:
ISENSE ≈ − 1
K
R3
R5
R1
R1 +R2 +R3
IO +
[R3||(R1 +R2)] +R4
R5
IOFFSET (5.15)
The target for the moment is a precise DC characteristics. The relation expressed
in eq. 5.15 shows that the precision is mainly given by ratios of resistances {RI}, the
mirroring ratios and the precision of IOFFSET , while AV and GM have less impact on
static precision.
R3 is chosen to be small in order to soften Body effect of transistors M3 and M4
but especially overdrive voltage mismatch of M3 with other transistors. So, relation
R1  R3 < R2 leads to a further approximation of eq. 5.15:
ISENSE ≈ − 1
K
R3
R5
R1
R2
IO +
R4
R5
IOFFSET (5.16)
Current mirrors K : 1 is configured as cascode in order to get an high output
impedance and thus less influence by their load. Indeed, there is a natural mismatch
between the loads R5 and GM , since respective transistors work in different operative
zones. Overall, LSCS presents a precise characteristics along with battery and temper-
ature variation, as suggested by fig. 5.9. The implementation is not ultimate though,
because the current-current gain is quite low (∼ 100nA1A = 10−7), and therefore low signal-
to-noise ratio is expected. Limited gain or, equivalently, limited output headroom is the
price for a pretty linear characteristics.
5.4.2 ZCD
Now that a current sensor has just been created, it is time to make a current comparator
that triggers events according to the sensed current. Provided that a precise IREF is
available, it is not difficult to create a comparator that compares it with ISENSE and
trigger in correspondence with ISENSE = IREF .
A zero cross detector schematic is depicted in 5.10.
Low side current sensor and zero cross detector in cascade produce a DC character-
istics (fig. 5.11) that is strongly dependant on VDD, because the comparator created
inherently has a low battery rejection, being not a differential structure. Therefore,
for this but also for other reasons later explained, the implementation needs an overall
improvement, for example using a dedicated battery.
At this point the LSCS+ZCD structure are connected in closed loop with the half
bridge, the drivers, and the control logic in order to study the overall dynamic behaviour.
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Name Vis ...rnervdd
/sensor/MVNR5/d
 /sensor/MVNR5/d  nom 7
 /sensor/MVNR5/d  nom 5
 /sensor/MVNR5/d  nom 3.3
 /sensor/MVNR5/d  nom 2.5
 /sensor/MVNR5/d  T_0 7
 /sensor/MVNR5/d  T_0 5
 /sensor/MVNR5/d  T_0 3.3
 /sensor/MVNR5/d  T_0 2.5
 /sensor/MVNR5/d  T_1 7
 /sensor/MVNR5/d  T_1 5
 /sensor/MVNR5/d  T_1 3.3
 /sensor/MVNR5/d  T_1 2.5
.5
.75
1.0
1.25
1.5
I (u
A)
0.0
.25
6.00.0 2.0 4.0
Io
-2.0
DC Response
Figure 5.9: Low side current sensor DC characteristics at varying battery voltage and
temperature.
ISENSE
IREF
IREF
ZCDZCDa
Figure 5.10: ZCD schematic
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Name Vis ...rnervdd
/ZCD
 /ZCD  nom 7
 /ZCD  nom 5
 /ZCD  nom 3.3
 /ZCD  nom 2.5
 /ZCD  T_0 7
 /ZCD  T_0 5
 /ZCD  T_0 3.3
 /ZCD  T_0 2.5
 /ZCD  T_1 7
 /ZCD  T_1 5
 /ZCD  T_1 3.3
 /ZCD  T_1 2.5
V (
V)
-2.5
0.0
2.5
5.0
7.5
10
Io (m)
300.0 350.0 400.0 450.0
DC Response
Figure 5.11: Low side current sensor and zero cross detector DC characteristics, at
varying battery voltage and temperature.
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Also the main external regulation loop, built with an ideal PWM modulator, is intro-
duced in order to reach a configurable point of load UO. In this manner the parameters
UI ,UO,LO,IO can be changed and set up different situations. For example, changing UI ,
L and UO allows to set up inductor current slopes.
5.4.3 Results and issues
The main objective, that is introducing DCM operation, is verified by simulations. Also
the phenomena of energy bouncing between the capacitance at node SWO CSWO and
the inductance LO, in the form of a resonant waveform iL, is observed. Although, some
issues affect the desired results:
• DCM is bound to asynchronous mode (top fig. 5.12). In fact, ZCD enters state
1 correctly, activating DCM operation, but does not leave that state from that
moment onwards. Therefore, during free-wheeling phase of each cycle the half
bridge works with the LS body diode instead of the LS switch.
• Back-powering, i.e. wrong direction of the inductor current, when current is steep
at falling slope. (bottom fig. 5.12)
They are both caused by the finite responsiveness of the zero cross detection. A
possible solution to these problems is increasing ISENSE (and consequently IREF ) by a
factor H. In this manner, the node ZCDa moves faster in turn, along with ZCD, by a
factor H. This operation can be done to the current mirrors mirroring ratios or the the
ratio of the resistances of the LSCS.
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Figure 5.12: Example of correct zero cross detection, but undesired permanence of ZCD
state (top). Example of flawed zero cross detection that causes wrong current flow for
a certain interval of time (bottom).
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Conclusions
In synthesis, this thesis has presented some theoretical results that underlie the prob-
lems of stability and energetic efficiency of a Buck switched mode converter, and has
shown solutions that are commonly adopted, some at the state of art. The thesis work
gives a practical contribute on solving stability issue and proposes a partial circuitry
implementation of a converter driver stage given a particular point of load for a post
regulation application.
More in detail, the Buck converter concerned achieves peak current mode control and
adaptive modulation technique, and has been parametrized in its fundamental function-
ing to form a system of mathematical equations. Then, an operative DC map and
a small signal model have been produced, using the steady state averaging technique
and following guidelines found in several academic publications. Such a model, sup-
posed to simulate the averaged quantities of the system, has been successfully validated
comparing its time responses with those of a purposely made instantaneous model. In
this manner, the small signal model is likely to give useful information about dynamic
behaviours and, in particular, criteria for stability. Indeed, to conclude the modelling
activity, the results obtainable by such model are put into a graphical user-friendly in-
terface tool to support the designer during parametric optimizations and customizations
that ensure stability at the same time.
The last part of the work aimed to design some circuitry parts of the regulator driver
stage, in particular the half bridge, the drivers, the logic of control and the zero cross
detector. Starting from graphically evaluable theoretical efficiency curves, an adequate
sizing of the power switches that form the half bridge is proposed, together with their
partitioning into sub-modules. Then, associated drivers are built and provided with a
modularity that allows a basic control of electromagnetic conducted emissions. Finally,
a functional circuitry of a current sensor is built together with a comparator to detect
zero crossing and allow the correct functioning of the converter. Obviously the proposed
circuital implementations, especially that related to the zero cross detection, are not
ultimate and require further improvements.
Future developments include a deeper analysis of the zero cross detection, and con-
sequently design improvements on the circuitry dedicated to this functionality. Then,
some circuital topologies can be replicated in order to introduce missing functionalities
and overall obtain a complete driver stage. Eventually, theoretical efficiency curves can
be compared to the ones found in simulations, for completeness of analysis.
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Appendix A
Typical Step Response
This appendix shows the preliminary work of the modelling activity, described in chapter
3, in which many time responses of a Buck system were evaluated. Nonetheless, the
following considerations are general and not bound to the particular system.
Consider a single-loop T block diagram where a is the controlling (usually the refer-
ence) input and b is a secondary input (usually a disturbance) injected in another point
of the loop. c is the evaluated output.
a T
b
c
Figure A.1: Typical points of injection in a closed loop system.
For typical cases, T assumes this form:
T :=
Qωo
s
1
1 + sQ/ωo
(A.1)
Input a transfers to c, seeing a low pass filtering:
L =
T
1 + T
=
ω2o
s2 + sωoQ + ω
2
o
(A.2)
Input b transfers to c, seeing an high pass filtering:
H =
1
1 + T
=
s(1 + sQ/ωo)
s2 + sωoQ + ω
2
o
(A.3)
Time responses can be extracted starting from the closed loop system t.f. L and H
and applying Laplace anti-transform.
Graphical evaluation of T , L, H, at varying Q (and consequently phase margin ΦM )
are reported in fig. A.2.
It can be demonstrated that similar results are obtained starting from a slightly
different T :
T ′ =
ωo
2
s2
(
1 +
s
Qωo
)
(A.4)
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L′ =
T ′
1 + T ′
=
ω2o (1 + s/Qωo)
s2 + sωoQ + ω
2
o
(A.5)
H ′ =
1
1 + T ′
=
s2
s2 + sωoQ + ω
2
o
(A.6)
This analysis shows typical time responses of systems L and H, obtained for a quite
simple realization of system loop T . Such responses have a brief-period speed dependant
on FC while having the very same long-period recovery time. With respect to the system
concerned in this work, L corresponds to the reference-to-output FR, whereas H to
either the closed-loop output impedance ZCLO or to the line rejection F
CL
1 , both seen as
disturbances, while T correspond to the regulation loop TR.
The correspondence is approximately valid for typical cases. Although, it can be
demonstrated that a further low frequency zero ωz applied to TR can show up as a
dominant pole in ZCLO and determine its timings, while in FR it does not have significant
influence.
As consequence, when ωz is present, high Fc does not necessarily mean short recovery
time from a disturbance stimulus.
Designer must keep in mind this fact because it can be experienced in a Buck con-
verter, where a DCM system can have the very same line/load jump recovery time of
a CCM one, despite having a far lower loop crossover frequency. For example two sys-
tems may have with different Fc1 = 250KHz  Fc2 = 20KHz) but quite the same full
recovery time ( ∼ 120µs ) of their load-jump time responses, as shown in fig. A.3.
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Figure A.2: Bode diagrams and correspondent step time responses of systems that are
typically similar to Buck response to reference and disturbance stimuli.
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Figure A.3: Example of Fc ↔ BW misconception. Two Buck systems may have very
different crossover frequency but quite the same recovery time at load-jump response.
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